APA aipamena

León-Vega, L. G. (2022). Design of a library of generic accelerators of DNN-based inference algorithms for low-end FPGAs.

Chicago Style aipamena

León-Vega, Luis Gerardo. Design of a Library of Generic Accelerators of DNN-based Inference Algorithms for Low-end FPGAs. 2022.

MLA aipamena

León-Vega, Luis Gerardo. Design of a Library of Generic Accelerators of DNN-based Inference Algorithms for Low-end FPGAs. 2022.

Kontuz: berrikusi erreferentzia hauek erabili aurretik.